module counter ( clk, rst, cnt);
	
	input wire clk;
	input wire rst;
	output reg signed[1:0] cnt;
	
	always @(posedge clk) begin
		if (rst) 
			cnt <= 2'sd0;
		else begin
			cnt <= cnt + 2'sd1;
		end
	end
endmodule