module redundancy_check (
    input A, B, C, D,
    output F
);
    wire O, R;
    assign O = A | B | C | D;
    assign R = (A & B) | (C & D);
    assign F = O & R;
endmodule